VHDL中'1'& f(17 downto 9) & f(8 downto 0) &